	<u> </u>					SI	HEET 1	<u>.</u> OF
INFORMATION DISCLOSURE CITATION			ATTORNEY'S H1484 26615 APPLICANT(S)		KT No. APPLICATION N Unassigned		10.	
			26615	ned et al.				
			Paieni Iralemarkoppice	GROUP				
			FILING DATE		1	Unassigned		
	PTO-1449			July 8, 2003				
			ÚÝS. PÄTENT DOCU					
EXAMINER'S INITIALS	l l		NAMI	E	CLASS	SUBCLASS	FILI DA	
							1	
				<u> </u>		·		
			<u> </u>				<u></u>	
FOREIGN PATENT DOCUMENTS								
EXAMINER'S							Translation	
INITIALS	PATENT NO.	DATE	COUNT	RY	CLASS	SUBCLASS	Yes .	No
						<u> </u>		
	OTHER DOC	UMENTS:((Including Author, Tit	le, Date, Perti	nent Pag	es: Etc.)		
My.	Digh Hisamoto	et al., "Fi	inFET-A Self-Aligned ectron Devices, Vol. 4	Double-Gate I	MOSFET :	Scalable to 2	0 nm,	"
 		et al., "S	Sub-20nm CMOS FinF	ET Technolog	ies," 200	1 IEEE, IEDN	1, page	

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

Xuejue Huang et al., "Sub-50 nm P-Channel FinFET," IEEE Transactions on Electron

Xuejue Huang et al., "Sub 50-nm FinFET: PMOS," 1999 IEEE, IEDM, pages 67-70.

Yang-Kyu Choi et al., "Nanoscale CMOS Spacer FinFET for the Terabit Era," IEEE Electron

DATE CONSIDERED

Devices, Vol. 48, No. 5, May 2001, pages 880-886.

Device Letters, Vol. 23, No. 1, January 2002, pages 25-27.

421-424.

EXAMINER